

**SICC**®

# Product Catalog

山东天岳先进科技股份有限公司

**SICC Co.,Ltd**



Technology  
Quality  
Sustainable

# COMPANY PROFILE


Technology

Quality

Sustainable

SICC is one of the leading SiC Substrates Manufacturing Company. It is established in 2010 in Jinan, Shandong, China. There are two types of main products, Semi-insulating substrates and N-type substrates, and two production plants in Shandong and a third plant in Shanghai.

SICC has rich experience in production & industrial development, and strong R&D capabilities. We focus on high-quality and multi-dimensional product development. Based on the market demand, we continuously improve our product quality. At the same time, we keep expanding the product portfolio to meet the needs of SiC substrates in more fields, including N-type substrate for power devices, semi-insulating substrate for micro-wave communication, and optoelectronic substrate for lighting, etc.



## ISO9001 · ISO14001 · ISO45001 Certified



# n-Type SiC SUBSTRATE

## BASIC PRODUCT SPECIFICATION




Diameter <sup>1</sup>	150±0.2mm
Surface Orientation <sup>1</sup>	off-axis: 4° toward $[1\bar{1}20]$ ± 0.5°
Primary Flat Length <sup>1</sup>	47.5 ±1.5 mm
Primary Flat Orientation <sup>1</sup>	$[1\bar{1}20]$ ± 5.0°
Secondary Flat	None
Thickness	350.0±25.0µm
Polytype	4H
Conductive Type	n-Type

### PROPERTIES, TERMINOLOGY, AND METHODS

**01** Diameter /Primary Flat/Laser-mark information shown as Figure 1

Figure 1



# n-Type SiC SUBSTRATE

## CRYSTAL QUALITY SPECIFICATIONS




Item	Pm-Grade	Ps-Grade
Resistivity	0.015-0.025Ω·cm	
Polytype	None permitted	
Micropipe Density	≤0.2/cm <sup>2</sup>	≤0.5/cm <sup>2</sup>
EPD	≤4000/cm <sup>2</sup>	≤8000/cm <sup>2</sup>
TED	≤3000/cm <sup>2</sup>	≤6000/cm <sup>2</sup>
BPD	≤1000/cm <sup>2</sup>	≤2000/cm <sup>2</sup>
TSD	≤600/cm <sup>2</sup>	≤1000/cm <sup>2</sup>
SF ( Measured by UV-PL-355nm)	≤0.5% area	≤1% area
Hex plates by high intensity light	None permitted	
Visual Carbon Inclusions by high intensity light	Cumulative area≤0.05%	

### PROPERTIES, TERMINOLOGY, AND METHODS

#### 01 Resistivity


Tested by Non-contact sheet resistance multi-points measurement system with eddy-current gauge



#### 02 Polytype

Tested by Raman Spectrometers shown as Figure3

Figure 3




#### 03 Micropipe density

Every substrate is tested by Surface scanning

#### 04 BPD&TSD

One piece of substrate from each crystal is selected for KOH test shown as Figure 4



# Semi-insulating SiC Substrate

## BASIC PRODUCT SPECIFICATION




Diameter		100.0/150.0mm+0.0/-0.5 mm	
Surface Orientation		{0001}±0.2°	
Flat	4Inch	Primary Flat Orientation	[11 $\bar{2}$ 0] ± 5°
		Secondary Flat Orientation	Silicon face up: 90° CW from Prime flat ±5.0°
		Primary Flat Length	32.5 mm ± 2.0 mm
		Secondary Flat Length	18.0 mm ± 2.0 mm
	6Inch	Notch Orientation	[1 $\bar{1}$ 00] ± 1.0°
		Notch Depth	1.0 mm +0.25 mm-0.00 mm
Notch Angle		90°+5°/-1°	
Thickness		500.0µm± 25.0µm	
Conductive Type		Semi-insulated	

### PROPERTIES, TERMINOLOGY, AND METHODS

01

Diameter /Primary Flat/Laser-mark information shown as Figure 5

Figure 5



A laser mark of 12 characters consist of numbers and letters starts above the Notch flat, with the depth of 60-70µm and length of 16.5mm

A laser mark of 12 characters consist of numbers and letters starts above the primary flat, with the depth of 60-70µm and length of 16.5mm

# Semi-insulating SiC Substrate

## CRYSTAL QUALITY SPECIFICATIONS



Item	4Inch	6Inch
Resistivity	$\geq 1E9\Omega\cdot\text{cm}$	
Polytype	None permitted	
Micropipe Density	$\leq 0.3/\text{cm}^2$	$\leq 0.5/\text{cm}^2$
Hex Plates by high intensity light	None permitted	
Conductive Type	Semi-insulated	
Visual Carbon Inclusions by high intensity light	Cumulative area $\leq 0.05\%$	

### PROPERTIES, TERMINOLOGY, AND METHODS

#### 01 Resistivity

Tested by Non-contact sheet resistance


Figure 6



The resistivity of 04/07/11th wafer in 0001 direction is greater than the detection limit

#### 02 Micropipe density

Figure 7



# n-Type & Semi-insulating WAFERING SPECIFICATIONS



\* n-Pm=n-Type Pm-Grade n-Ps=n-Type Ps-Grade SI=Semi-insulating

Item	6Inch			4Inch
	n-Pm	n-Ps	SI	SI
TTV(GBIR) <sup>1</sup>	≤6μm			
BOW(GF3YFCD)-Absolute Value <sup>1</sup>	≤15μm	≤25μm		≤15μm
Warp(GF3YFER) <sup>1,2</sup>	≤25μm	≤40μm		≤25μm
LTV(SBIR)- 10mm x 10mm	≤2μm			
Wafer Edge <sup>3</sup>	Bevelling			

## PROPERTIES, TERMINOLOGY, AND METHODS

### 01 TTV/Bow/Warp

Mapping data can be provided if required

### 02 Warp

The substrate is placed horizontally in the instrument during testing

### 03 Wafer edge

R (C)-Type is our standard bevelling process, and T-type bevelling can also be provided





Figure 8

The figure below shows the bevelling of 350μm products. And please contact us for the bevelling of 500μm products





# n-Type & Semi-insulating SURFACE FINISH



\* n-Pm=n-Type Pm-Grade n-Ps=n-Type Ps-Grade SI=Semi-insulating

Item	6Inch			4Inch
	n-Pm	n-Ps	SI	SI
Surface Finish	Double side Optical Polish, Si Face CMP			
Surface Roughness <sup>1</sup>	(10µm x 10µm) Si-Face Ra≤0.2nm C-Face Ra≤0.5nm		(5µm x 5µm) Si-Face Ra≤0.2nm C-Face Ra≤0.5nm	
Edge Chips <sup>2</sup>	None Permitted (length and width≥0.5mm)			
Indents <sup>2</sup>	None Permitted			
Scratches <sup>3</sup> (Si-Face)	Qty.≤5 Cumulative length≤0.5×wafer diameter			
Cracks <sup>4</sup>	None Permitted			
Edge Exclusion	3mm			


## PROPERTIES, TERMINOLOGY, AND METHODS

### 01 Surface Roughness

Every substrate is tested by Atomic Force Microscopy

### 02 Edge chips / Indents

Any edge anomaly saw exit marks conforming to the definition and greater than 0.25mm (\*In SiC materials, 0.5 is usually used) in radial depth and peripheral length shown as Figure 9, (\* Reference SEMI M55) every substrate is inspected by diffuse lighting



### 03 Scratch

Any anomaly conforming to the definition and having a length-to-width ratio greater than 5:1 and visible under intense illumination (\* Reference SEMI M55)

### 04 Crack

Any anomaly conforming to the definition and greater than 0.25mm in total length (\* Reference SEMI M55) (\*No visible cracks are allowed in our standards)

# Packaging




Cassette	Multichip cassette : 25 pcs per cassette
	Single cassette : 1 pc per cassette
Package	Multichip Cassette :
	-Inner: vacuum sealed plastic bag
	-Outer: vacuum sealed aluminized plastic bag
	Single Cassette:
	-Inner: sealed plastic bag without vacuum
	-Outer: sealed aluminized plastic bag without vacuum
Box & Carrier	Paper box filled with foam
Label	Label on the cassette & outer package shows the Wafer No.& Lot No.& Quantity
	-No label on the inner package

**\*We also offer Dummy products, the following parameters are different with P-Grade product.**

\* SI=Semi-insulating

Property	6Inch		4Inch
	n-Type	SI	SI
Polytype	Cumulative area≤5%		
Micropipe density	≤5/cm <sup>2</sup>		
Hex Plates by high intensity light	Cumulative area≤5%		
Resistivity	0.014-0.028 Ω ·cm	≥1E5 Ω ·cm	
Visual Carbon Inclusions	N/A		
Dislocation density	N/A		
TTV(GBIR)	≤10μm		
Bow (GF3YFCD)- Absolute value	≤40μm		≤30μm
Warp (GF3YFER)	≤60μm		≤45μm
LTV (SBIR)-Max ,10mm x 10 mm	≤3μm		
Edge chips	Qty.2 ≤1.0 mm width and depth		
Scratches (Si-face)	Qty.5 Cumulative length≤1.5×wafer diameter		

# SICC



**SICC Co.,Ltd**

**Add: No.99 Tianyue South Road, Huaiyin District, Jinan, Shandong Province , P. R. China**

**Tel: 0086-531-85978212**

**Fax: 0086-531-85978212**

**E-Mail: sales@sicc.cc**

**Japan Subsidiary (日本語対応)**

**SICC GLOBAL Co.,Ltd.**

**Add: EDGE Honmachi3F, 2-3-12, Minamihonmachi, Chuo-ku, Osaka-shi, Osaka, 541-0054, Japan**

**Tel: 0081-6-7878-6164**

**Fax: 0081-6-7632-2831**

**E-Mail: info@sicc.cc**

**[www.sicc.cc](http://www.sicc.cc)**

**SICC**®

Information in this document is subject to change without notice.

© 2021 SICCCo., Ltd. ALL RIGHTS RESERVED.

SICC® and the SICCCo. logo are trademarks of SICCCo., Ltd.